Verilog CLI Workflow Like Python | Generated by AI
Given your background — terminal-first, Python-native, CLI tools builder — the answer is obvious:
Icarus Verilog (iverilog)
brew install icarus-verilog
That’s it. One tool. Feels exactly like GCC.
iverilog -o sim counter.v counter_tb.v
./sim
- No GUI
- No license
- No project files
- Output in terminal
- Errors look like compiler errors you already know
- Pairs perfectly with VSCode + Claude for AI-assisted Verilog
The loop you’ll be in:
write .v → iverilog → read errors → ask Claude → fix → repeat
Same as your Python REPL workflow. Start with picorv32 as reference code when stuck.
Generated by AI. Curating and sharing still takes effort.
If you find it useful, feel free to
donate.
WeChat: @lzwjava
·
X: @lzwjava ·
Say hi 👋